



SiFive Core Designer

**From Custom CPU to Hello World in 30 Minutes**

---



# Silicon at the speed of software.


Design RISC-V CPUs in an hour. Get custom SoCs in weeks, not months. Impossible? Not anymore.

[Start Designing](#)



# SiFive Core Designer

Your interface to SiFive RISC-V Core IP



- All SiFive Core IP is configured and delivered via the SiFive Core Designer Web Portal
  - Simple, Easy to Use, Web Interface
- **Release Candidates** are generated with click of a button and available from the Workspace
- **Release Candidates** contain
  - RTL matching the configuration, including a testbench, and other collateral needed to realize the design
  - Documentation specific to the design
  - Customized bare-metal **BSP** for easy integration into SiFive's SDKs
  - **FPGA bitstreams** for common FPGA development boards for easy software benchmarking of the RC




# In-house IP: SiFive RISC-V Core IP Product Offering

	<b>E Cores</b> 32-bit embedded cores MCU, edge computing, AI, IoT	<b>S Cores</b> 64-bit embedded cores Storage, AR/VR, machine learning	<b>U Cores</b> 64-bit application cores Linux, datacenter, network baseband
<b>7 Series</b>  Highest performance: 8-stage, dual-issue superscalar pipeline	<b>E7 Series</b> <ul style="list-style-type: none"><li>&gt; <b>E76-MC</b> Compare to Cortex-M7 Quad-core 32-bit embedded processor</li><li>&gt; <b>E76</b> Compare to Cortex-M7 High performance 32-bit embedded core</li></ul>	<b>S7 Series</b> <ul style="list-style-type: none"><li>&gt; <b>S76-MC</b> No 64-bit Cortex equivalent Quad-core 64-bit embedded processor</li><li>&gt; <b>S76</b> No 64-bit Cortex equivalent High-performance 64-bit embedded core</li></ul>	<b>U7 Series</b> <ul style="list-style-type: none"><li>&gt; <b>U74-MC</b> Compare to Cortex-A55 MP4 Multicore: four U74 cores and one S76 core</li><li>&gt; <b>U74</b> Compare to Cortex-A55 High performance Linux-capable processor</li></ul>
<b>3/5 Series</b>  Efficient performance: 5–6-stage, single- issue pipeline	<b>E3 Series</b> <ul style="list-style-type: none"><li>&gt; <b>E34</b> Compare to Cortex-R5F E31 features + single-precision floating point</li><li>&gt; <b>E31</b> Compare to Cortex-R5 Balanced performance and efficiency</li></ul>	<b>S5 Series</b> <ul style="list-style-type: none"><li>&gt; <b>S54</b> No 64-bit Cortex equivalent S51 features + single-precision floating point</li><li>&gt; <b>S51</b> No 64-bit Cortex equivalent Low-power 64-bit MCU core</li></ul>	<b>U5 Series</b> <ul style="list-style-type: none"><li>&gt; <b>U54-MC</b> Compare to Cortex-A53 Multicore application processor with four U54 cores and one S76 core</li><li>&gt; <b>U54</b> Compare to Cortex-A53 Linux-capable application processor</li></ul>
<b>2 Series</b>  Power & area optimized: 2–3-stage, single- issue pipeline	<b>E2 Series</b> <ul style="list-style-type: none"><li>&gt; <b>E24</b> Compare to Cortex-M4F E21 + single-precision floating point</li><li>&gt; <b>E21</b> Compare to Cortex-M4 E20 + User Mode, Atomics, Multiply, TIM</li><li>&gt; <b>E20</b> Compare to Cortex-M0+ Our smallest, most efficient core</li></ul>	<b>S2 Series</b> <ul style="list-style-type: none"><li>&gt; <b>S21</b> No 64-bit Cortex equivalent Area-efficient 64-bit MCU core</li></ul>	




# From Custom CPU to Hello World in 30 minutes




## Step 1

Configure a custom SiFive RISC-V Core using SiFive Core Designer



## Step 2

Use the FPGA bitstream from Step 1 to program a Digilent Arty FPGA board with the configured CPU



## Step 3



Use Freedom Studio and the SiFive SDK to program and run Hello World



# Step 1 - Configure the Core using SiFive Core Designer

---

<https://www.sifive.com/core-designer>



# Vastly customizable core IP.

Get best-in-class core IP developed  
by the inventors of RISC-V and  
customize it to your exact  
specifications.

Design Core






# Configure a SiFive RISC-V CPU

## SiFive Core Designer

- **Web Interface to Configure SiFive Core IP**
  - No Complex EDA tools or scripting languages to learn
- **What is configurable**
  - ISA, Performance levels, Modes, Ports, Interrupts, Security, Debug, and much more!
- **What is the output**
  - **Verilog** RTL and supporting collateral, an **FPGA bitstream**, **software**, and **documentation**





# Core Designer UI Walkthrough

Go to the SiFive website and click “Start Designing”

- <https://www.sifive.com/>

Choose a Core Series to start from

- Start from a pre-configured Standard Core
- Or start from scratch


Name the Design and Start Clicking!

- Change performance levels, memory maps, Privilege modes, Instructions Sets, Security, Debug, etc...

Click Review and then Build

- Launches SiFive’s cloud based infrastructure to render and verify the design


Download from your SiFive Workspace





# Too Many Choices? Start with a Standard Core


## E3 Series



FPGA Evaluations



RTL Evaluations



E31 Standard Core Definition



Benchmarks



FE310 Silicon

Standard Core RTL and FPGA Evaluations are Available with a click-through License



## Step 2 - Download the Deliverables and Program the FPGA

---



# Download the Deliverables from your SCD Workspace

The screenshot shows the SiFive Workspace dashboard. At the top, there's a navigation bar with links to Chip Designer, Core Designer, Boards & Software, Why SiFive, Contact Sales, and Workspace. The main heading is "Workspace". Below it, there's a section for "Core Designs" with a note "You have 3 builds remaining." and a "New Core Design" button. A table lists several core designs:

Name	Series	Status	Updated
Small E2 w/FPU	E2	Building	a minute ago
pppl	E3	Draft	6 hours ago
Custom S5 - number 1	S5	Release Candidate	4 weeks ago
Linux's Core	E3	Draft	4 weeks, 1 day ago
E21 Standard Core Trial	E2	Trial	4 weeks, 1 day ago
E31 Standard Core Trial	E3	Trial	4 weeks, 1 day ago
E34 Standard Core Trial	E3	Trial	4 weeks, 1 day ago

The screenshot shows the SiFive Deliverables page for "Custom S5 - number 1". The page has a "Workspace" breadcrumb and a "Core Designer" button. The main heading is "Custom S5 - number 1" with a "Release Candidate" button. Below the heading, there's a "Diagram" tab and a "Settings" tab. The "Diagram" tab shows a block diagram of the "Custom S5 - number 1 Core Complex". The diagram includes a central "S5 SERIES CORE" block with various features listed, and several peripheral blocks connected to it. To the right of the diagram, there's a red box labeled "Custom S5 - number 1 Dev Kit (4.8 MB)" with a description: "Dev Kit includes RTL, Testbench RTL, FPGA bitstream, and Documentation." Below this, there's a "Support" section with a link to "Open a Service Ticket" and a "Reference Build ID: fbd5f3a99831". At the bottom, there's a "Software Development Tools" section with links to "SDK" and "More Tools".



# Deploy the bitstream to the FPGA


## 1. Purchase a Digilent Arty

<https://store.digilentinc.com/arti-a7-artix-7-fpga-development-board-for-makers-and-hobbyists/>

## 1. Download Xilinx Vivado 2018.3 (Warning, HUGE 19GB)

<https://www.xilinx.com/products/design-tools/vivado.html>

## 1. Open Vivado's Hardware Manager Tool





# Deploy the bitstream to the FPGA In Pictures

Hardware	
Name	Status
localhost (1)	Connected
xilinx_tcf/Digilent/210319A...	Open
xc7a35t_0 (1)	Programmed

- Hardware Device Properties...
- Program Device...
- Verify Device...
- Refresh Device
- Add Configuration Memory Device...**
- Boot from Configuration Memory Device
- Program BBR Key...
- Clear BBR Key...
- Program eFUSE Registers...
- Export to Spreadsheet...

## Hardware Device Properties

Name: xc7a35t\_0

Add Configuration Memory Device

Choose a configuration memory part.

Device: xc7a35t\_0

Filter

Manufacturer: All Type: All

Density (Mb): All Width: All

Reset All Filters

Select Configuration Memory Part

Search: mt25ql128 (1 match)

Name	Part	Manufact...	Alias
mt25ql128-spi-x1_x2_x4	mt25ql128	Micron	n25ql128-3.3v-s

Program Configuration Memory Device

Select a configuration file and set programming options.

Memory Device: mt25ql128-spi-x1\_x2\_x4

Configuration file: /home/drew/Projects/SiFive/RTL/sifive\_coreip\_E31\_eval\_dev\_kit\_v3p0/fpga/sifive\_coreip\_E31\_F...

PRG file:

State of non-config mem I/O pins: Pull-none

Program Operations

Address Range: Configuration File Only

☒ Erase

☐ Blank Check

☒ Program

☒ Verify

☐ Verify Checksum

SVF Options

☐ Create SVF Only (no program operations)


SVF File:

OK Cancel Apply



# Coming Soon

## The ability to flash Arty boards directly from Freedom Studio






## Step 3 - Hello World!

---



# Download Freedom Studio




- **Freedom Studio is an Eclipse based IDE with**
  - pre-built GCC and OpenOCD
  - Bundled examples for SiFive targets
- **Download Freedom Studio**  
<https://www.sifive.com/boards>
  - Unzip to the desired installation directory
- **Or... Skip the IDE**
  - Download pre-built binaries of GCC and OpenOCD from the same webpage
  - Use Freedom-E-SDK to build and debug your software using a makefile CLI based flow  
<https://github.com/sifive/freedom-e-sdk>



# Build and Run the Software


- File - Import - DevKit Examples - Browse
- Select the zip that matches your core
- Select the desired examples and click Finish
- Control-B will build the entire workspace
- **Run - Debug - OpenOCD** starts a JTAG Debug Session and Loads the program






# Build and Run the Software (Change to New Flow)

- File - Import - DevKit Examples - Browse
- Select the zip that matches your core
- Select the desired examples and click Finish
- Control-B will build the entire workspace
- **Run - Debug - OpenOCD** starts a JTAG Debug Session and Loads the program






# Demo - From Custom CPU to Hello World in 30 minutes




## Step 1

Configure a custom SiFive RISC-V Core using SiFive Core Designer




## Step 2

Use the FPGA bitstream from Step 1 to program a Digilent Arty FPGA board with the configured CPU



## Step 3

Use Freedom Studio and the SiFive SDK to program and run Hello World



# Silicon verified. Market proven.

The most advanced configurable core IP and silicon solutions from the inventors of RISC-V.

Microcontrollers ■ Embedded ■ Linux ■ Multicore

■ Networking ■ Storage ■ Computing ■ AI  
■ Industrial ■ IoT ■ Consumer ■ Automotive

[www.sifive.com](http://www.sifive.com)