

Krste Asanovic Co-Founder and Chief Architect

Leading Semiconductor Design Revolution



SiFive - Global Presence and Reach



We have assembled a World Class Team



250 Years of Combined Experience in Semiconductors with 1,000s of Tape-Outs Founded by All 3 of the RISC-V Inventors

4

 $\overline{\mathbf{F}}$

SiFive Momentum Unprecedented in the Semiconductor Industry

Today	This Week This Year	
01	01	75
Media Hit Per Day	Press Release Per Week	Cities
2,000	02	350
LinkedIn Views Per Day	Global Events Per Week	Talks
	200	6.000.000

Event Registrations

Video Views

SiFive

GSA 2018 Award: SiFive Recognized as Most Respected Private Semiconductor Company

<u>_</u>



SiFive Recognized as a Leader

EE Times



DataCenter Knowledge

VentureBeat



"More power-efficient than ARM's competing processor designs"

"A tenth of the price in a fifth of the time"

"RISC-V on the Verge of Broad Adoption"


"RISC-V Climbs Software Mountain"

"Is the data center next?

"SiFive Sees Big Year for RISC-V"

"Anyone with a web interface will be able to design chips and solve problems"

AI Edge Device Shipments – 3 Trillion by 2025



RISC-V Enabling Domain Specific Architectures

😂 SiFive

Simple, modern, modular ISA

Scales from microcontrollers to supercomputers

Easily Extensible


Open Freedo Architecture

Freedom to choose


Software ecosystem fostered by many

Allowing differentiation, specialization, optimization

The RISC-V Promise










RISC-V Development Happens on HiFive Development Boards

HiFive1 RevB FE310 (E31) Dev Kit HiFive Unleashed + Expansion Board World's First RISC-V Linux Dev Kit



12

Hardware Challenges





The Silicon Business is Ripe for Disruption!

Moore's Law is stalling, and customization is the only path forward for improved performance

And yet, the hardware innovation cycle is too slow, too expensive, and require too many experts under the same roof



RISC-V

We are leading the charge on enabling a new era of processor innovation with a free and open instruction set architecture


Custom Silicon

We are simplifying the custom silicon design process by encapsulating the complexities in Templates

Verticalization

We are empowering Software and Systems innovators with easy access to Templates via Designers on the cloud

Why RISC-V, Customization and Verticalization?



Source: Hennessy, Patterson, Computer Architecture 6e commonment. - comment. ALL INGHTS INSTANCES

Time for a Paradigm Shift

Customization is the only way to get performance

02

01

One-Chip-Fits-All no longer applies

03


Innovation is desperately needed to meet the needs of new applications running on billions of devices

In hardware, Minimum Viable Products (MVPs) face 3 Significant Problems

c


Cost

Chip Development Too Costly





Development Cycle Too Long



2 – 4 years



Too Many Experts Needed

			8	
Architect	Logic	RTL	Analog	Verification
Simulation	Emulation	Synthesis	Piace & Route	Layout
ECO	Foundry	Package	Test	

14+ Disciplines

The SiFive Solution






Why Do These Problems Not Exist in Software?

In software, Minimum Viable Products (MVPs) can be built very rapidly, by a small team, at low cost

Because the majority of stack exists!



Learn from the success of Software



SiFive

Software stack

"Hardware stack"

Customer IP (Application)	Ø
API Framework	JS
Libraries	OpenGL ES.
Hardware Abstraction Layer	
OS Kernel	<u>\</u>
Hardware	aws

Customer IP (Chip)	Western Digital.	
Core/Block/Chip Configurators/Generators	SiFive	
Chip Templates	SiFive	
Chisel	CHISEL	Ş
EDA Tools	cādence`	tł
Hardware	Azure	


Innovators focus on high-level work

"Hardware Stack" Disrupting the Silicon Business at Software Speed

Source: Google Developers

Foundry / OSAT

We Provide Customizable Cores, Blocks and Chips on the Cloud



We Simplify the Design Process by Encapsulating Complexities in Templates

Traditional Approach: Iterative Addition

Build individual building blocks and add them to a chip



The SiFive Approach: Iterative Subtraction to Reconfigure Cores, Blocks, and Chips

Subtract from Templates (Predesigned Supersets)

Templates

Template Methodology used across Cores, Blocks and Chips

Core Templates E2 Series	Block Templates Core Complex TileLink	Chip Templates Al accelerator	
E3 Series	Interconnect	SmartNIC	
U7 Series	HBM Controller	loT Hub	
E20/E21	U54 Core Complex	Custom AI Chip	
E31	Tilelink over	Optimized NIC	
U74	Ethernet	Voice IoT Hub	
	Custom HBM		

DesignShare Enables Rapid Scaling of IP Pool Needed to Build Templates

IP Easily Integratable


DesignShare Partners provide their IP for SiFive Freedom Platform at zero cost

Benefit to DesignShare Partners

- o Increase number of design starts
- IP Protection
- SiFive collects NRE/Royalties in production

Benefits to Customers

- o Reduces expertise needed
- Single contract/NDA







DesignShare Partners 20+ in the Pipeline....

SiFive

Our Approach Has Produced Many World's Firsts

World's First Cloud Tape-Out with Microsoft





World's First RISC-V SSD Controller



1.5+ GHz U54-MC SiFive CPU

1x E51: 16KB L1I\$, 8KB DTIM with ECC support

4x U54: 32KB L1I\$, 32KB L1D\$ with ECC support

ChipLink

Serialized Chip-to-Chip Coherent TileLink Interconnect DDR3/4, GbE, Peripherals



SiFive's RISC-V Core IP was **1/3 the power** and **1/3 the area** of competing solutions, and gave FADU the flexibility we needed in optimizing our architecture to achieve these groundbreaking products."

– Jihyo Lee, FADU CEO

Core Designer & Chip Designer

Rombus CryptoManager RTISOO

A complete solution for

OL Design	32. Fe	-hdw-	III. build	_
Bedford	Falls		Review	Ş
Modes & IS. Privilege Mode	es ode Ø s Extension Ø	Maximum Margin + Stand Margin Marging (Physical + Adams The Lanuar Humanitation + 2 Physic 2019) Bill Handmann + 2012 Bill T Richard Adde Marginson Physical Marginesis Marginesis Marginesis	a (FI) Costnurs Intern Inter	
∞ Atos ⊘ Pice	based GUI SiF Customers car	e products are de ïve Core Design n choose preset S ite and save their	er Standard Core	o-

Release Candidates are generated with a single click and available in 24 hours after verification

ChipDespile Inner OI Desta III. Henne III. Pritchese **Freedom Unleashed SoC** IP Library Go to Calegory * **Chip Details** Martering Subsystems Peripherals Platform Provident Universited Pulse Width 63.40.322.8446 Period band Res. **Mexturn** Process: TIMC 20nm Strainers Steel Perphink 01.550 Base Design: Application Processo Add and the other Phase Locked Loop inkit? PLL 40-2400MM (0.05 Perphani **Chip Settings** REPeratured. CPU Clock: 800 Mile Manfering SPIPerument ALACCELETATOR -100 G6P Interface Periphenal Perspectation of Galacy 2000 ABMs <! mvibia NVIDIA NVDLA (Dorp OPD. Learning Accelerator) marks mark Cathules MV101A Deep Laarreng Medining Rus Court Return Accelerator Congine USB CONFIDENTIALE LOOK Percept. Phie Logie EFLX-2.5K Ultimately, all custom silicon will be delivered via Embodied PPGA Eniperation FPGA tax reprogrammable web-based GUI SiFive Chip Designer Harthweis bliccha. HIGH BREED INTERVACE. Inches States Customers can add their IPs and 3rd party IPs Mobiwel GPEX POI Express -6.0 Combrother from DesignShare to a Chip Template of their **PCI Engrado Gana** Controller choice RECOUTT Rambus

Custom SoC will be in their hands in 12 weeks with a single click

Mode

05-0

Earth

Setu

Debu


teher

firm

SiFive Freedom Platforms

28nm Freedom Aware

7nm Freedom Revolution





SiFive Leverages Cloud to Accelerate IP/Blocks/Chips to Market!

Customize IP

• All RISC-V core products are delivered via web-based GUI SiFive Core Designer

Customize Blocks

• Ultimately, all blocks will be delivered via web-based GUI SiFive **Block Designer**

Customize Chips

• Ultimately, all custom silicon will be delivered via web-based GUI Chip Designer



Thank You!

🖨 SiFive

SiFive