

Professional development tools for RISC-V

00

Felipe Torrezan, FAE

Agenda

- IAR Systems
- Embedded Workbench for RISC-V
- Compiler
 - Optimizations
- Debug
 - I-jet
- Code quality and Safety
 - Static analysis
 - Certified toolchain
- Demo



Providing developers of embedded systems





IAR Embedded Workbench for RISC-V

IAR Embedded Workbench Complete build and debug toolchain for RISC-V



User-friendly IDE features and broad ecosystem integration

Outstanding performance through sophisticated optimization technology

Comprehensive debugger

ISO/ANSI C/C++ compliance with support for C11 and C++17

Integrated static analysis

B EWARMSolution - JAR Embed	NORM COMPANY	and the second												8 X
File Edit View Project Debu							-							
DOBBEXED		_	- CQ >	*= += < 0 > E		0,03*	+ + • 0 =	-Umm AAU						
ETM Trace									+ 0 ×	Registers 1	- a ×	Disassembly		- 0 :
										Strict Inspiriture		Golto	*	Memory .
Cycles Address	Exec	Trace		6	c. Access Data Addre	ss Dats Value	Comment			Current CPU Registers	Value	Disessembly		
85477732 0x0000322a	Thu.	3007	RO, RO		-	-				88	0x00000032	0x00030ee		SITE
85477734 0x0880322c 85477735 0x0800322e	Thu.	BL	HO. HO		-	1				R1 R2	0x0012C625 0x2000086C		0xf3c1 0x04c1 0xf850 0x6024	
95477735 0x0000322e	Thu.	BL	se_isdigit	111						82	0x2000006C	0,8000,7014	0x1050 0x6024	1.106.4
85477736 0x08003110	Thu_	LDH.N	H1. (PC. #0s2		-					84	0x10001E88	0x8003068		ROAR
85477738 0w08003112	Thu.	LDR	R1. [R1]		-	-				RS	0x10001E9C	. be	(46h)	
85477739 0m08803114	Thu.	ADDS	R1. R1. #1		-					R6	0x2900882F	0#800306#		B.M
85477741 0w08003116	Thu.	LDR N.	R2. (PC: #082	10 North	-	-			100	R7 R8	0x00000004 0x00000032	0x800301c	sul.)	
85477742 Ox08003118	Thu.		R1. [R2]						1.00	89	0x00000032	>1900088W0	like/be	8.8
		191941	Contraction and a state	100.00 (D. 100.000)	ar.				1000	R10	0x0000000E	0x00030fe	0w1c5b	ADDS
										R11	0x20000148	0x0003100		B.H
Vorkspace 👻 I	X :	trie_matri	at strainant c	ore_state.c X						R12	0x00000009		tell-S.	
WAPMSeluton - ETM_TRACE	- e	e isdioi	t(ee u8)						40	# APGR	0x00000000	0x0003102		HOPS
		151	dec_out	hreak?						- 2	0	0x0003104		STRB
Files 22	62	154			ver happen, just to make	some compilers	heppy */			E é	0	0x0003106		ADDS
3 CEWARMSolution		155		hreak:						- 7	0		alimize) (/**	
- EWARMSolution _ ~		158	N							- 0	0	0x8003108		CHP
-B Coremark		157	#150++2							- 6E	090000	0x800318s	0md35m	BCC.N
		159		catas) (/* fill to	he rest with 0 */					# 1PSR = EPSR	0x00000000	1.		
-# # ShdFeeph_Oriver		160		total)=b/						EPSR	0x81000000	0x880310c 0x880310e		POP
bit sinbash fill		181	tota	1++:						ICI	0500000000		gilcounter++	
- D stackcheck.ctl		162	LE CORE DESCO							IT	0500000000	on_indigit	an consideration of the	
-e Corput		164		tate Input: %s\n*.e	(traft)					PC	0x0000311C	0#8603110		IDE N
Optimization log Ri Optimization m		145 4	HENVILE							SP	0x10001E76	0#8803112		IDR
B Optimization out		166								LR = PRIMASE	0x00003233	0#8803114		ADDS LDP N
	- C	147 1 4	tatle os_ut es_tatio	git(ee_ud c) (le6igit counter;						= PRIMASK	0x00000000	0x0003116 0x0003118		IDR.8
-B Source		149	se isdigit on							BASKPRI	0x00		Versetalla a cos	
Le Curput		170	es_us retval	1 - State of the second						= BASEPRI_HAX	0x00000000	0x000311a		UXTR
Library a	5	371	retval = ((c.	0+10.3 # 100+10.11	11102					= FAULTHASK	0x00000000	0x000311c		SUBS
		173 1	section perve	20					(18	# CONTROL	0x0000004	0x000311e		CHP
		174								- FPCA - SPSEL	1	0x0003120 0x0003122		BCS B HOPS
		178 日 /	· Functions note at	els_trensition						mPRIV	0	0x8803122		E N
Imeline			False 1 Michie						×	Function Profiler				
Care Log	_				044					0 5 8 7	(++).[
A Margaret					OFF						Long L		2000	
11457 1078			1		122		10	10003 10007		Function			\$was	
111111 1844C 18011		627	Second Second	1	147	A LOCAL DES	N	TERE TRACE	4114	Ore_state_transition			003140-0x00032	
mates mates e		ALC: NAME	TANK DATA DATA DATA	COMPLEX PROPERTY.		COLUMN TWO IS NOT	Campion - Des talles	matrix test (52)	COLUMN TWO IS NOT	V crouit V core lat find	22679075		10026be-0x81027 1002b3c-0x8002b	
	ore ben	th stehu	20719	core bench state	76-61	tore bench stela	10.000		re bench ste	V core_sat_and	10532393		1003116-0x00020	
calc tunc	sic lunc	-		celc_hric		alc_lunc		Celc.hmc 11/11 cel	le hard 1 1	W metrix mal_metrix_b			002efc-0x8802f	
cmp_complex				cmp_complax				cmp_complex 414. or	np_complex *	2 matrix_mal_matrix	0006640		002ea8-0x8002e	

IAR Embedded Workbench Device support for RISC-V

RV32I Base Int instruction set

Supported extensions:

- M integer mul & div
- F single precision float
- D double precision float
- C compressed instructions

Support for SiFive E Cores 32-bit embedded cores Single core options

Out-of-the-box experience on Digilent Xilinx Arty A7 35T/100T board.

welcome - IAR Embedded Workben	ch IDE - RISC-	V 1.1.0	CROWTHINGS CHILDREN
File Edit View Project I-jet Tools	Window He	elp	
눱 🖸 🔛 🚰 🔚 🗶 🛍 🗂 Io c		- < Q > \$ FE < 🔱	> 🗈 🖻 🔳 🌒 🖷 🔘 🔹 📮
Vorkspace 🛛 🔻 🛪 🗙	coreplexip	welcome.c Xdbg_break.c	[RO]
Debug 👻			
Files Image: Control of the second	96 - y 98 - y 99 1 100 - (101 - (102 103 104 105 106 106 106 106 106 106 106 106 106 106) Options for node "welcome" Category: Cereral Options Static Analysis C(++ Compler Assembler Output Converter Custom Build Build Actions Linker Debugger I-jet Smulator	Library Options 2 Stack/Heap MISRA-C 2004 MISRA-C 1998 Target Output Library Configuration Library Options 1 Device SiFive E31 Arty 35T Andes Generic SiFive E20 Arty 100T SiFive E21 Arty 100T SiFive E21 Arty 35T SiFive E21 Arty 35T SiFive E21 Arty 35T SiFive E21 Arty 35T SiFive E24 Arty 35T SiFive E31 Arty 3
welcome			

EIAR SYSTEMS



Compiler

Compiler




- Proprietary design based on 36 years of experience
- Based on a platform that is common among different targets to handle global optimizations, etc.
- Target unique backend for specific adaptations and optimizations
- RISC-V specifics
 - Primary focus will be on adding standard extensions
 - Initial prioritization is on code size



IAR C/C++ Compiler

Multi-file compilation allows the optimizer to operate on a larger set of code



Language standards

ISO/IEC 14882:2015

(C++14, C++17)





Debug

Debugger



Integrated debugger for source and disassembly debugging

Dockable windows and tab groups	Fie for Verse Project. Detoug Ligt Tools Window Melp Control Control	macro system n simulator aware
	a) Bit Stream (1) (1)	sage
Complex	130 (volatile unicid_y* now + (volatile unicid_y')(CIDT_TIL_LOOS + CIDT_TITLE, Find Goup (PURegisters (AB))	
breakpoints	Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved to the E31 Coregles IP FPOA Evaluation Kit! Decode cooreglesity.welco be conserved	
Semihosted terminal I/O	* * 20 * 1101151 unret 9 0	'S

I-jet in-circuit debugging probe

- Supports RISC-V and Arm cores
- Hi-speed USB 2.0 interface (480Mbps)
- Target power of up to 400mA can be supplied from I-jet with overload protection
- Target power consumption can be measured with ~200µA resolution at 200kHz
- JTAG and Serial Wire Debug (SWD) clocks up to 32MHz (no limit on the MCU clock speed)
- Support for SWO speeds of up to 60MHz
- Unlimited flash breakpoints (*to be added for RISC-V)
- Debug adapter for Arty 7 board




eiar

IAR C-SPY Debugger overview



IAR C-SPY Debugger Target system with application SW






Code quality and Functional Safety

C-STAT Static analysis

Complete static analysis tool fully integrated in IAR Embedded Workbench

- Intuitive and easy-to-use settings with flexible rule selection
- Support for export/import of selected checks
- Support for command line execution
- Extensive and detailed documentation
- List of messages and data base file available
- Checks compliance with MISRA C:2004, MISRA C++:2008 and MISRA C:2012
- Includes ~250 checks mapping to hundreds of issues covered by CWE and CERT C/C++





Solutions for safety-critical applications

Certified toolchain

 A special functional safety edition of IAR Embedded Workbench

Simplified validation

- Functional Safety certificate from TÜV SÜD
- Safety report from TÜV SÜD
- Safety Guide
- Guaranteed support through the product life cycle
 - Prioritized support
 - Validated service packs
 - Regular reports of known problems



Standards IEC 61508 ISO 26262 EN 50128 IEC 62304



Demo



Thank you for your attention!

www.iar.com